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[571 ABSTRACT 
A process for fabricating gold/gallium arsenide struc- 
tures, in situ, on molecular beam epitaxially grown gal- 
lium arsenide. The resulting interface proves to be 
Ohmic, an unexpected result which is interpreted in 
terms of increased electrode interdiffusion. More im- 
portantly, the present invention surprisingly permits the 
fabrication of Ohmic contacts in a 111-V semiconductor 
material at room temperature. Although it may be de- 
sireable to heat the Ohmic contact to a temperature of, 
for example, 200 degrees Centigrade if one wishes to 
further decrease the resistance of the contact, such low 
temperature annealing is much less likely to have any 
deleterious affect on the underlying substrate. The use 
of the term “in situ” herein, contemplates continuously 
maintaining an ultra-high vacuum, that is a vacuum 
which is at least 10-8Torr. until after the metallization 
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METHOD FOR FABRICATING 
SEMICONDUCl’OR DEVICES 
ORIGIN OF INVENTION 5 
The invention described herein was made in the per- 
formance of work under a NASA contract No. NAS-7- 
918, and is subject to the provisions of Public Law 
96-517 (35 USC 202) in which the Contractor has 
TECHNICAL FIELD 
The present invention relates generally to the fabrica- 
tion of 111-V semiconductor integrated circuits and 
more particularly to the formation of Ohmic contacts l5 
and Schottky barrier interfaces on 111-V semiconductor 
materials such as gallium arsenide. 
elected to retain title. 10 
BACKGROUND ART 
Gallium arsenide semiconductor technology has been 2o 
evolving rather quickly in recent years. This rapid evo- 
lution stems from the fact that gallium arsenide is a 
semiconductor material which has high electron mobil- 
ity which thus holds the promise of high-performance, 
ultra-high speed logic circuits. The development of 25 
silicon-integrated circuits has made available a vast art 
encompassing lithography, surface preparation, film 
deposition and design. One would like to be able to 
apply this new technology to GaAs semiconductors, 
but for reasons clearly due to the difference in the na- 30 
ture of these materials and their surfaces, new art must 
be developed to advance the fabrication of dense cir- 
cuits on gallium arsenide. Considerable interface inves- 
tigation has been directed toward the formation of high 
quality Schottky barrier interfaces and low resistance 35 
Ohmic contacts for interconnections on gallium arse- 
nide. The Schottky barrier contact can be used to con- 
trol charge in the interior of gallium arsenide devices 
and the Ohmic contact is used by the devices to commu- 
nicate with the outside world. Some of the problems 40 
associated with forming reliable and device repeatable 
Schottky barrier interfaces and low resistance Ohmic 
contacts on gallium arsenide-based systems, as well as 
some of the attempts in the prior art to overcome these 
problems, are described in an article entitled “Contact 45 
and Metallization Problems in Gallium Arsenide Inte- 
grated Circuits” by N. Braslau in the Journal of Vac- 
uum Science Technology A, volume four (4), number 
six (6), November/December 1986, pages 3085 to 3090. 
The author of that article points out that there is a dis- 50 
tinct trend toward the use of refractory metal contacts 
due to the elevated temperatures to which they are 
subjected during processing which cause severe degra- 
dation to the presently used gold-based metallurgy. 
Thus for example, the prior art requires deposition of an 55 
alloy, typically gold germanium nickel followed by an 
annealing process at elevated temperature to initiate 
interdiffusion of the contact metal with the semiconduc- 
tor, gallium arsenide. Unfortunately, this process re- 
quires precise control and the high temperatures which 60 
are incompatible with other processing requirements. 
The metallurgy of this contact technology has been 
extensively studied over the past twenty years and has 
been shown to be chemically complex and spatially 
heterogeneous. Thus, it would be highly desirable to 65 
provide a method for forming Ohmic contacts on gal- 
lium arsenide surfaces at temperatures sufficiently low 
to preclude deleterious effects on the semiconductor 
2 
structure. It would also be highly desirable to utilize 
such a low temperature formation process to provide 
Schottky barrier contacts with a characteristic barrier 
height for gallium arsenide that is repeatable from de- 
vice to device and which has an ideality factor ap- 
proaching one, by providing a uniform diffusion bamer 
that exhibits relatively homogeneous, spatial uniformity 
over the contact surface area. 
Information on existing methods for preparation of 
Schottky barriers using chemical etching techniques 
may be found, by way of example, in the text entitled 
“VLSI Fabrication Principals-Silicon and Gallium Ar- 
senide” by Sorab K. Ghandhi published in 1983 by John 
Wiley & Sons, Inc. at pages 520 to 523. 
STATEMENT OF INVENTION 
The present invention achieves the aforementioned 
goals by providing a reliable and repeatable 111-V semi- 
conductor integrated circuit device by using novel fab- 
rication techniques to provide low resistance Ohmic 
contacts and high quality Schottky barrier interfaces. 
More specifically, the present invention relies upon a 
novel fabrication process utilizing molecular beam epi- 
taxy and in situ metallization under ultra-high vacuum 
to provide low resistance Ohmic contacts and high 
quality Schottky barrier interfaces on a 111-V semicon- 
ductor such as gallium arsenide and using gold metalli- 
zation. More particularly, it has been discovered that 
for epitaxial gallium arsenide, a gold film deposited in 
situ, without exposure to air subsequent to the semicon- 
ductor growth, will have the desired Ohmic properties. 
In addition, in the present invention it has been found 
that such room-temperature-formed Ohmic contacts 
may be readily converted to Schottky barrier interfaces 
by the introduction of two atomic layers of aluminum 
arsenide grown epitaxially on the gallium arsenide with- 
out degrading the electron transport characteristics of 
the devices. 
The Ohmic contacts produced by the process of the 
present invention were fabricated by first preparing a 
molecular beam epitaxial specimen comprising a one 
micrometer thick gallium arsenide layer prepared on a 
gallium arsenide (100) surface substrate. The gallium 
arsenide specimen was then transferred into a gold de- 
position chamber while maintaining an ultra-high vac- 
uum such as at least 10-8 Torr. Such gold depositions 
performed in an ultra-high vacuum chamber, link di- 
rectly to the molecular beam epitaxy system. A gold 
thickness of 100 Angstroms was deposited on the speci- 
men. The Ohmic contacts prepared in this fashion 
yielded an Ohmic characteristic which persisted for 
measurements performed at 77 degrees Kelvin. The 
results of this novel, in situ fabrication technique, sug- 
gest that electrode interdiffusion is greatly enhanced by 
maintaining the ultra-high vacuum between the molecu- 
lar beam epitaxy chamber and the gold deposition 
chamber. In order to form a rectifying interface, the 
molecular beam epitaxial gallium arsenide layer was 
terminated by a diffusion barrier consisting of two mon- 
olayers of epitaxial aluminum arsenide. The sample was 
then transferred again in ultra-high vacuum to the gold 
deposition chamber for completion of the process in the 
manner previously described for the Ohmic contact. 
The resulting device interface yielded completely re- 
stored rectifying characteristics having a Schottky bar- 
rier height of 0.88 eV and an ideality value of 1.1. Thus 
the termination of the gallium arsenide by a two- 
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monolayer epitaxial aluminum arsenide diffusion bar- 
rier, inhibits the diffusion process and enables the recov- 
ery of Schottky barrier behavior unchanged relative to 
that of intimate gold-gallium arsenide contacts. The 
present invention comprises the novel fabrication pro- 5 
cess for forming Ohmic contacts and Schottky barrier 
interfaces in 111-V semiconductor integrated circuit 
devices such as those utilizing gallium arsenide sub- 
strates and the devices fabricated by such process. 
OBJECTS OF THE INVENTION 
It is therefore a principal object of the present inven- 
tion to provide a novel fabrication process for forming 
Ohmic contacts in 111-V semiconductor-based devices, 
such as gallium arsenide integrated circuit devices, 15 
without requiring the use of elevated temperatures 
which might otherwise have deleterious effects on the 
underlying substrates. 
It is an additional object of the present invention to 
provide a novel fabrication process for forming 20 
Schottky barrier interfaces in 111-V semiconductor- 
based devices by utilizing an epitaxial grown diffusion 
barrier between the underlying substrate and the metal 
contact wherein the barrier thickness is selected to 
avoid affecting electron transport through the barrier. 25 
It is still an additional object of the present invention 
to provide a 111-V semiconductor material-based inte- 
grated circuit device having an Ohmic contact in which 
the metallization thereof is performed under a continu- 
ous ultra-high vacuum obviating the use of elevated 30 
temperatures which might otherwise have deleterious 
effects on the underlying substrate. 
It is still an additional object of the present invention 
to provide a 111-V semiconductor-based integrated cir- 
cuit device having a Schottky barrier interface utilizing 35 
an ultra-thin diffusion barrier epitaxially grown on the 
underlying substrate between the substrate and the met- 
allization contact to prevent interdiffusion between the 
metal and the underlying substrate without interfering 
10 
with electron transport therebetween. 40 
BRIEF DESCRIPTION O F  THE DRAWINGS 
The aforementioned objects and advantages of the 
present invention, as well as additional objects and ad- 
vantages thereof, will be more fully understood herein- 
after as a result of a detailed description of a preferred 
embodiment when taken in conjunction with the fol- 
lowing drawings in which: 
FIG. 1 is a graphical representation of a current-volt- 
age measurement of an Ohmic contact of gold on gal- 
lium arsenide fabricated in accordance with the present 
invention; and 
FIG. 2 is a graphical representation of a current-volt- 
age measurement of a Schottky barrier of gold on gal- 
lium arsenide with an aluminum arsenide diffusion bar- 
rier fabricated in accordance with the present invention. 
DESCRIPTION O F  A PREFERRED 
EMBODIMENT 
It will be understood that as used herein, the terms 
“gallium arsenide” and “GaAs” comprehend 111-V 
semiconductor materials as well as doped 111-V semi- 
conductor materials and alloys of such materials. In 
addition as used herein, the terms “gold” and “Au”, 
comprehend other contact metals including, but not 
necessarily limited to aluminum, platinum, copper, tita- 
nium and silver. Furthermore, as used herein the terms 
“aluminum arsenide” and “AlAs” comprehend other 
45 
50 
55 
60 
65 
4 
suitable diffusion barrier materials such as doped AlAs. 
The term “in situ” as used herein, means maintaining a 
continuous vacuum pressure even while transferring a 
specimen from one chamber to another. 
The operation of any semiconductor device requires 
the application of a voltage or measurement of a current 
between the regions or junctions of the structure which 
have different properties. One example of such a junc- 
tion is a Schottky barrier which is a rectifying junction 
between a metal and a base semiconductor. In order to 
use the device, it is necessary to provide a non-rectify- 
ing contact with the semiconductor. This is normally 
accomplished by diffusing the metal into the semicon- 
ductor to, in essence, short-circuit the electronic barrier 
between them. Contact formation on gallium arsenide 
typically follows controlled deposition of a multi-com- 
ponent alloy followed by annealing at elevated temper- 
atures to initiate diffusion. Unfortunately, as previously 
pointed out, such elevated temperatures are likely to 
have a deleterious effect on the underlying substrate. 
Metal films deposited at room temperature on the (100) 
surface of gallium arsenide have until the present inven- 
tion been found to be rectifying, that is to form a 
Schottky barrier. Consequently, until the present inven- 
tion, it has been necessary to form Ohmic contacts by 
heating the contact area to a temperature of at least 350 
degrees centigrade. Thus the novelty of the Ohmic 
contact formation process of the present invention re- 
sides primarily in the unique ability to form Ohmic 
contacts on gallium arsenide using a preferred contact 
metal such as gold and being able to do so at room 
temperature. The present invention thereby obviates 
the prior art requirement for using elevated tempera- 
tures to form the Ohmic contact in order to avoid inad- 
vertently forming a Schottky barrier. In a reduction to 
practice of the Ohmic contact formation process of the 
present invention a one micrometer layer of gallium 
arsenide has been deposited on an underlying gallium 
arsenide substrate by using the technique of molecular 
beam epitaxy. This epitaxial process produced a clean, 
smooth, well-ordered surface as compared to melt- 
grown material. The sample was then transferred under 
ultra-high vacuum to a metallization chamber where a 
gold dot, ten nanometers thick, was deposited from a 
filament onto the epitaxial layer. The sample was then 
removed from the chamber and the current voltage 
characteristics were measured. These characteristics 
are shown in FIG. 1. The Ohmic characteristic is dem- 
onstrated by the proportionality between current and 
voltage and the symmetry with respect to zero voltage. 
In this particular reduction to practice the epitaxially 
grown gallium arsenide layer was silicon doped 
(n = 5 x 1016 cm -3) and deposited on an n-GaAs (1 00) 
substrate. Gold deposition was performed at a base 
vacuum pressure of 1 X 10-11 Torr in a chamber linked 
directly to the molecular beam epitaxial system. The 
gold thickness used was 100 Angstroms, as measured by 
a quartz crystal oscillator. The vacuum pressure during 
transfer of the specimen from the molecular beam epi- 
taxy chamber to the metallization chamber was main- 
tained below 10-8 Torr. Samples prepared by this 
method exhibited an Ohmic contact characteristic in all 
cases and this Ohmic characteristic persisted for mea- 
surements performed at temperatures as low as 77 de- 
grees Kelvin. The results of this novel in situ fabrication 
technique suggest that electrode interdiffusion is greatly 
enhanced. The process for performing this embodiment 
of the invention, namely a method for forming an 
5,393,698 
Ohmic contact on a gallium arsenide substrate, com- 
prises the steps of epitaxially depositing a layer of gal- 
lium arsenide on an underlying substrate of gallium 
arsenide within a chamber in which a substantial vac- 
uum is maintained and then depositing a layer of gold 5 
on the epitaxial layer of gallium arsenide while continu- 
ously maintaining the substantial vacuum. Whether or 
not the specimen must be transferred to a second cham- 
ber in order to perform the metallization step of the 
process, as long as the ultra-high vacuum is maintained, 10 
it is deemed to be an in situ process because at no time 
is the vacuum removed from the specimen until after 
the gold contact has been applied. 
The applicants have found that by employing a diffu- 
sion barrier consisting of two monolayers of epitaxial 15 
aluminum arsenide, the rectifying characteristics of a 
Schottky barrier are completely restored. The rectify- 
ing metalhemiconductor contact, commonly called 
Schottky barrier, is an essential component of most 
gallium arsenide-based electronic devices. The in situ 20 
processing technique of the present invention is also 
highly desireable for fabricating a Schottky barrier 
contact, in order to overcome the sensitivity of these 
devices to contamination and handling. The solution is 
readily provided by the present invention wherein an 25 
epitaxially grown ultra-thin 111-V semiconductor film, 
in the preferred embodiment aluminum arsenide, is used 
to form a diffusion barrier prior to gold deposition. This 
film must be thin enough so that it does not form an 
electronic barrier, but only a chemical barrier. In prac- 30 
tice, this has been accomplished with two atomic layers 
of aluminum arsenide which constitutes a barrier that is 
less than one nanometer in thickness. It is anticipated 
that such an epitaxial diffusion barriers will have other 
related application such as the prevention of dopant 35 
interdiffusion at a junction between regions of different 
doping. 
The rectifying diode formed with an epitaxial diffu- 
sion barrier in the manner described herein, has a 
Schottky barrier height of 0.88 eV and an ideality of 1.1. 40 
This barrier height is characteristic of gallium arsenide, 
indicating that the aluminum arsenide film is too thin to 
affect electron transport. 
It has been found using ballistic electron emission 
microscopy (BEEM) that the spatial uniformity of this 45 
diode is significantly better than the conventional 
Schottky barrier formed on an air-exposed material 
where the contaminated oxidized surface layer forms a 
non-uniform diffusion barrier as well as an electronic 
conduction barrier. Ballistic electron emission micros- 50 
copy is a new method for spatially resolved spectro- 
scopic investigation of subsurface interface structure 
developed by two of the inventors herein and described 
in an article entitled “Scanning Tunneling Microscopy 
Methods for Spectroscopic Imaging of Subsurface In- 55 
terfaces” by L. D. Bell and W. J. Kaiser at pages 1231 
through 1236 of Scanning Microscopy, Volume 2, 
Number 3 1988. A typical current voltage spectrum of 
a Schottky barrier in a gallium arsenide semiconductor 
6 
rent measured both by imaging and spectroscopy is 
comparable to that measured for chemically prepared 
Schottky barrier samples indicating that the collected 
current is not attenuated by the addition of the alumi- 
num arsenide barrier. Furthermore, the Schottky bar- 
rier height measured by BEEM spectroscopy, yields a 
value which is in agreement with the values obtained 
for chemically prepared samples. These barrier height 
measurements, both by I-V and BEEM spectroscopy, 
indicate that the band alignment between the gold and 
gallium arsenide is not strongly affected by the interpo- 
sition of the aluminum arsenide layer. 
It will now be understood that what has been dis- 
closed herein comprises a process for fabricating gold- 
/gallium arsenide structures, in situ, on molecular beam 
epitaxially grown gallium arsenide. The resulting inter- 
face proves to be Ohmic, an unexpected result which is 
interpreted in terms of increased electrode interdiffu- 
sion. More importantly, the present invention surpris- 
ingly permits the fabrication of Ohmic contacts in a 
111-V semiconductor material at room temperature. 
Although it may be desireable to heat the Ohmic 
contact to a temperature of, for example, 200 degrees 
Centigrade if one wishes to further decrease the resis- 
tance of the contact, such low temperature annealing is 
unlikely to have any deleterious effect on the underly- 
ing substrate. The use of the term “in situ” herein, con- 
templates continuously maintaining an ultra-high vac- 
uum, that is a vacuum which is at least 10-8 Torr, until 
after the metallization has been completed. 
An alternative embodiment of the present invention 
comprising an additional step, namely the termination 
of the gallium arsenide by a two monolayer thickness of 
epitaxial aluminum arsenide as a diffusion bamer, ena- 
bles the recovery of Schottky barrier behavior, namely 
a rectified I-V characteristic. As a result, it will be seen 
that the present invention provides a significant break- 
through in the fabrication of 111-V semiconductor de- 
vices wherein excellent Ohmic contact and Schottky 
barrier interfaces to such devices can be achieved sim- 
ply and inexpensively and without requiring the high 
temperature processing of the prior art and also without 
requiring the use of exotic high temperature refractory 
materials as substitutes for those preferred contact met- 
als such as gold, aluminum and the like. 
Those having ordinary skill in the art to which the 
present invention pertains will now, as a result of the 
applicants’ teaching herein, perceive various modifica- 
tions and additions which may be made to the inven- 
tion. By way of example, while the fabrication process 
of the present invention has been disclosed in the form 
of a preferred embodiment which uses molecular beam 
epitaxial growth techniques, it will be understood that 
other deposition techniques, such as for example, mo- 
lecular chemical vapor deposition may also be suitable. 
Furthermore, other materials, besides those materials 
specifically disclosed herein, may be useful for accom- 
plishing the process and achieving the device resulting 
therefrom as disclosed herein. Bv wav of examde, the 
fabricated in accordance with the process of the present 
invention is shown in FIG. 2. 
A BEEM image indicates a decrease in interface 
heterogeneity in comparison to chemically prepared 
samples. In particular, there is a drastic decrease in the 
number of areas which show no collector current. This 
corresponds to an increased percentage of overall inter- 
face area which is transparent to the ballistic electron 
probe. In addition, the magnitude of the collected cur- 
- -  - .  
60 present invention should not be limited to only gallium 
arsenide as it may also be suitable for processing inte- 
grated circuit devices made of other 111-V semiconduc- 
tor materials. Furthermore, the contact metal disclosed 
herein, namely, gold, may not be the only suitable 
65 contact metal for use in the manner described. For 
example, aluminum, platinum, titanium, copper, silver 
and other metals may also be suitable as a contact metal 
for use in the fabrication of a device employing the 
7 
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8 
present invention. In addition, the barrier material, that 6. The method recited in claim 1 wherein steps a) and 
is the material interposed between the contact metal and b) are performed by molecular beam epitaxy. 
the underlying substrate, may not necessarily be limited 7. A method of forming a Schottky barrier contact on 
to pure aluminum arsenide, but may also include other a 111-V semiconductor substrate; the method compris- 
materials including doped aluminum arsenide as an 5 ing the steps of: 
example. Accordingly, it will be understood that all a) epitaxially depositing a layer of said 111-V semicon- 
such modifications and additions are deemed to be ductor on said underlying substrate within a cham- 
within the scope of the invention which is to be limited ber in which a substantial vacuum is maintained; 
only by the claims appended hereto. b) epitaxially depositing a layer of a reactive diffusion 
We claim: 10 barrier material on said epitaxially deposited 111-V 
1. A method of forming a Schottky barrier contact on semiconductor layer; 
a GaAs substrate; the method comprising the steps of: c) depositing a layer of contact metal on said diffusion 
a) epitaxially depositing a layer of GaAs on said un- barrier material; and 
derlying substrate of GaAs within a chamber in d) continuously maintaining said substrate under a 
which a substantial vacuum is maintained; substantial vacuum while performing steps a), b), 
b) epitaxially depositing a unit cell thickness of AlAs and c). 
on said epitaxial layer of GaAs; 8. The method recited in claim 7 wherein said sub- 
c) depositing a layer of gold on said epitaxial layer of 
AlAs; and 9. The method recited in claim 7 wherein said layer: 
d) continuously maintaining said substrate under a 20 of 111-V semiconductor is about 1 pm thick. 
substantial vacuum while performing steps a), b), 10. The method recited in claim 7 wherein said layer 
and c). of diffusion barrier material is about a unit cell in thick- 
2. The method recited in claim 1 wherein said sub- ness. 
stantial vacuum is at least 11. The method recited in claim 7 wherein said under- 
3. The method recited in claim 1 wherein said layer of 25 lying substrate is n-type. 
GaAs is about 1 pm thick. 12. The method recited in claim 7 further comprising 
4. The method recited in claim 1 wherein said GaAs the step of transferring said substrate from an epitaxial 
substrate is n-type. chamber after performing step b) to a metallization 
5. The method recited in claim 1 further comprising chamber for performing step c) while continuously 
the step of transferring said substrate from an epitaxial 30 maintaining said substantial vacuum. 
chamber after performing step b) to a metalization 13. The method recited in claim 7 wherein steps a) 
chamber for performing step c) while continuously 
15 
stantial vacuum is at least Torr. 
Torr. 
and b) are performed by molecular beam epitaxy. 
maintaining said substantial vacuum. * * * * *  
35 
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